power software i perfmgmt processor lpar.pdf


Preview of PDF document power-software-i-perfmgmt-processor-lpar.pdf

Page 1 23464

Text preview


STG Cross Platform Systems Performance

Table of Contents
Introduction..................................................................................................................................... 5
The Virtual Processors.................................................................................................................... 6
Dispatching of Virtual Processors .............................................................................................. 8
The Shared-Processor Pool ....................................................................................................... 10
Partition Compute Capacity / Entitlement ................................................................................ 12
Utility CoD............................................................................................................................ 15
Multiple Shared-Processor Pools (MSPP) ............................................................................ 16
The Measurement and Use of Entitled Capacity ...................................................................... 16
Uncapped and Capped Partitions .............................................................................................. 21
Capped / Uncapped Summary .............................................................................................. 23
Dedicated-Donate ..................................................................................................................... 24
DLPAR and the Desired/Minimum/Maximum Processor Settings .......................................... 26
Task Dispatching and the Measure(s) of Consumed Compute Capacity ................................. 28
Simultaneous Multi-Threading (SMT) Considerations ................................................................ 31
iDoctor and CPU Utilization..................................................................................................... 34
POWER7’s Nodal Topology ........................................................................................................ 39
Affinity Groups......................................................................................................................... 43
TurboCore in POWER7’s Nodal Topology.............................................................................. 44
Processor Licensing and Activation in a Nodal Topology ....................................................... 45
The Theory and Practice of Controlling Partition Placement................................................... 46
The Easy Button: Dynamic Platform Optimizer...................................................................... 48
Hypervisor Memory Requirements........................................................................................... 52
Simple (or not so simple) DIMM Placement............................................................................ 52
NUMA and Dynamic LPAR..................................................................................................... 53
The Shared-Processor Pool Trade-offs and the Time Slice ...................................................... 55
Summary ....................................................................................................................................... 58
Glossary ........................................................................................................................................ 59
References..................................................................................................................................... 63

POWER7 Logical Partitions

2