1338 Bowers IPC 2013 .pdf
Original filename: 1338_Bowers_IPC 2013.pdf
Title: Bowers_IPC 2013.pptx
Author: John Bowers
This PDF 1.3 document has been generated by PowerPoint / Mac OS X 10.9.1 Quartz PDFContext, and has been sent on pdf-archive.com on 01/03/2017 at 18:52, from IP address 38.122.x.x.
The current document download page has been viewed 252 times.
File size: 12.2 MB (37 pages).
Privacy: public file
Download original PDF file
Integration of Active Elements onto Low
Loss Waveguides for Silicon Interposers
Director, Institute for Energy Efficiency
Kavli Professor of Nanotechnology
Departments of Materials and Electrical and Computer Engineering
University of California, Santa Barbara
UCSB: Jared Bauters, Jock Bovington, Daryl Spencer,
Molly Piels, Mike Davenport and Martijn Heck
Intel : Richard Jones, Mario Paniccia, Matt Sysak
Aurrion: Alex Fang, Greg Fish, Eric Hall, Brian Koch
Research at UCSB supported by Jag Shah and Josh Conway at DARPA MTO, Intel, Aurrion and HP
• 2.5D Integration using Silicon Interposers: Why
Photonics? Why Silicon Photonics?
• Hybrid Silicon photonic devices
• Low loss Silicon nitride waveguides
• Integration of Low loss waveguides with hybrid
• Silicon Photonic Integrated Circuits
Why Photonic Interconnects for Interposers?
• Electrons are charged particles. They are fermions. Electronic crosstalk
• Photons are bosons. They don’t interact (you have to work hard to do
so). Crosstalk is minimal. 50 Tbps on a waveguide is possible.
• For short lengths, power to drive an electrical connection is proportional
to its length.
• Power to drive an optical connection is the same for 1 micron to 100 km.
Optical and Electrical Power Requirements
100x less power/line!
• Loss is low (0.2 dB/km at 1310 nm O-band and 1550 nm C-band for
fiber compared to 1000 dB/km for coax at 10 GHz)
• Capacity is large (50,000 GHz for fiber compared to 20 GHz for coax)
The issue is making waveguides with fiber like losses and coupling
to the efficiently with low cost integrated transceivers
Why Silicon Photonics?
• Integrate photonics with electronics
– Same wafer
– Bump bonding of silicon PIC with silicon IC
• Same coefficient of thermal expansion
– 3D stacking
Cross-sectional view of an IBM Silicon
Nanophotonics chip combining optical and
Vlasov et al. IEDM postdeadline
• Reduce cost by going to larger diameter wafers
– InP limited by wafer breakage to 100 mm diameter
• Reduce cost by sharing VLSI facility with electronics
• Improve yield by taking advantage of silicon process
• Volume driver: Solve IC interconnect bottleneck (from 4
Tbps to 1 Pbps). Optical transmitters/receivers on
processors, memories, switches.
Moving to Interconnects
Chip to Chip
0.1 – 80 km
1 – 50 cm
50 – 100 cm
Board to Board
1 to 100 m
Drive optical to high
volumes and low costs
Evolution of Optical Transceivers
On Face Plate
In Package: Required Technology
Electronic Packaging and Assembly
Low Cost Optical
Alex Fang Today 1:30 pm
ME 3.1 Evergreen B
Complete Photonic Integration
Uncooled WDM Laser
>25Gb/s Modulators &