This PDF 1.5 document has been generated by Microsoft® Office Word 2007, and has been sent on pdf-archive.com on 11/11/2010 at 11:20, from IP address 220.244.x.x.
The current document download page has been viewed 1097 times.
File size: 12.7 KB (1 page).
Privacy: public file
SECTION B: Digital Electronics
Question 1 ( 15 + 15 = 30 marks)
(a) Reduce the following state table to a minimum number of states.
Present State
Next State
Present Output
X=0
1
X=0
1
a
h
c
1
0
b
c
d
0
1
c
h
b
0
0
d
f
h
0
0
e
c
f
0
1
f
f
g
0
0
g
g
c
1
0
h
a
c
1
0
(b) Implement the circuit described by the reduced state table in part (a) using D flip flops.
Question 2 ( 10 + 20 = 30 marks)
(a) Write VHDL code for a T flip-flop with an active-high asynchronous clear.
(b) Design the state graph for a Mealy sequential circuit which will produce an output Z=1 for
any input sequence X ending in 0011 or 110. The circuit does not reset to the start state
when an output of 1 occurs. There is not need to minimise the number of states.
E.g X = 10100110011
Z = 00000011001
digital.pdf (PDF, 12.7 KB)
Use the permanent link to the download page to share your document on Facebook, Twitter, LinkedIn, or directly with a contact by e-Mail, Messenger, Whatsapp, Line..
Use the short link to share your document on Twitter or by text message (SMS)
Copy the following HTML code to share your document on a Website or Blog
